

## Program Schedule

Time	Day 1: July 17, 2022 (Sunday)	
07:45-09:30	Registration (OAT, IIT Jammu)	
	<b>Hall - 1</b>	<b>Hall - 2</b>
09:30-11:00	<b>Tutorial-1</b> Prof. Virendra Singh IIT Bombay <b>Title: TBD</b>	<b>Tutorial-2</b> Dr. Saravana Kumar M IIT Roorkee <b>Title: Design of Continuous Time Analog to Digital Converters for wireless applications</b>
11:00-11:30	Tea Break	
11:30-13:00	<b>Tutorial-3</b> Mr. Preet Yadav NXP Semiconductors <b>Title: The New Era of Mobility</b>	<b>Tutorial-4</b> Mr. Yagya Dutt Mishra Cadence Design Systems <b>Title: Analog Reliability Analysis for Mission-Critical Applications</b>
13:00-14:00	Lunch Break	
14:00-15:30	<b>Tutorial -5</b> Dr. Shailesh Singh Chouhan Lulea Science Park Sweden <b>Title: Mixed-Signal Circuits in Deep Networks</b>	<b>Tutorial-6</b> Mr. Kishan Mayani, Mr. Krushnakant Kori, Mr. Saumya Shah elnfochips Pvt. Ltd. <b>Title: Reduce test escape by adapting advanced fault models</b>
15:30-16:00	Tea Break	
16:00-17:30	<b>Tutorial-7</b> Dr. Vishal Sharma Intel Technologies India Pvt. Ltd. <b>Title: Compute-in Memory: An opportunity and its design challenges for AI Edge Devices</b>	<b>Tutorial-8</b> Mr. Shivam Soni, Mr. Nairuti Shah, Mr. Saurin Shah elnfochips Pvt. Ltd. <b>Title: Testability Analysis and DFT Readiness at RTL stage</b>

Time	Day 2: July 18, 2022 (Monday)	
07:30-08:30	Registration (OAT, IIT Jammu)	
08:30-09:00	Inauguration Address by Prof. Manoj S. Gaur Director, IIT Jammu and General Chair VDAT-2022	
	Dr. Satya Gupta, President VLSI Society of India	
	Address by Prof. Sudeb Das Gupta, Technical Program Chair, VDAT-2022	
	Address by Chief Guest Prof Adit Singh	
09:00-9:45	<b>Inaugural Talk (Hall-1)</b>	
	<b>Speaker:</b> Mrs. Sunita Verma, Group Coordinator (R&D) Ministry of Electronics and Information Technology, Govt. of India <b>Session Chair:</b> Dr. Satya Gupta, VSI	
9:45-10:30	<b>Keynote Talk – I (Hall-1)</b>	
	<b>Title:</b> The New Challenge in Testing SOCs: Detecting Timing Failures in Low Voltage Operating Modes <b>Speaker:</b> Prof Adit Singh; Godbold Endowed Chair Professor; Auburn University, USA <b>Session Chair:</b> Prof Virendra Singh, IIT Bombay	
10:30 – 10:45	Tea Break	
10:45 – 11:30	<b>Women in Engineering (WiE);</b> Sunita Verma, MeitY; Usha Mehta, Nirma University; Jayanthi Kasarla, Synopsys, and Other Experts <b>Moderator:</b> Dhanapathy Krishnamoorthy, Intel	
11:30 – 12:30	<p><b>Paper Presentation Session I (Devices -I) (3R+1S)</b> <b>Session Chair: Dr Jai Gopal Pandey; CEERI, Pilani</b></p> <p>I-R1(3621): Rahul Kumar Gupta and Sanjeev Manhas. <a href="#">Design, Simulation and Optimization of Aluminium Nitride based Accelerometer</a></p> <p>I-R2 (5685): Chanchal Chanchal, Ajay Kumar Visvkarma and D. S. Rawal. <a href="#">Investigation of Traps in AlGaN/GaN HEMT Epitaxial Structure Using Conductance Method</a></p> <p>I-R3 (1334): Ajay Kumar and Rohit Dhiman. <a href="#">Differential Multi-bit Through Glass Vias for Three-Dimensional Integrated Circuits</a></p> <p>I-S4(759): Vivek Kumar, Jyoti Patel, Arnab Datta and Sudeb Dasgupta. <a href="#">FEM Modeling of Thermal Aspect of Dielectric Inserted Under Source &amp; Drain of 5 nm Nanosheet</a></p>	<p><b>Paper Presentation Session II (Analog/Mixed Signal -I) (3R+1S)</b> <b>Session Chair: Prof Saravana Kumar, IIT Roorkee</b></p> <p>II-R1 (5387): Anmol Verma, Shubhang Srivastava and Ambika Prasad Shah. <a href="#">Aging Resilient and Energy Efficient Ring Oscillator for PUF design</a></p> <p>II-R2 (5040): Anshul Verma and Bishnu Prasad Das. <a href="#">Low Power Dual-Band Current Reuse-based LC-Voltage Controlled Oscillator with Shared Inductor for IOT Applications</a></p> <p>II-R3 (8410): Aranya Gupta, Sanjeev Kumar Manhas and Bishnu Prasad Das. <a href="#">Highly Non-linear Feed-Forward Arbiter PUF against Machine Learning Attacks</a></p> <p>II-S4 (6207): Divya Singh and Sajal K. Paul. <a href="#">Novel configuration of multi-mode universal shadow filter employing a new active block</a></p>

12:30-12:45	<b>Session Break</b>	
12:45-14:00	<p style="text-align: center;"><b>Paper Presentation Session III (Devices -II) (3R +1 S)</b> <b>Session Chair: Prof S. P. Tiwari, IIT, Jodhpur</b></p> <p>III-R1 (9069): Shivendra Yadav, Deepak Joshi, Sanjib Kalita and Tushita Singh. <a href="#">Quantum Tunnelling and Thermionic Emission, Transistor simulation</a></p> <p>III-R2 (6288): Nitanshu Chauhan, Aniket Gupta, Govind Bajpai, Navjeet Bagga, Shashank Banchhor, Sudeb Dasgupta and Anand Bulusu. <a href="#">Unveiling the Impact of Interface Traps Induced on Negative Capacitance Nanosheet FET: A Reliability Perspective</a></p> <p>III-R3 (6306): Rajeewa Kumar Jaisawal, Sunil Rathore, P N Kondekar and Navjeet Bagga. <a href="#">Impact of Temperature on NDR Characteristics of a Negative Capacitance FinFET: Role of Landau Parameter (<math>\alpha</math>)</a></p> <p>III-S5 (5146): Khushwant Sehra, Jeffin Shibu, Meena Mishra, Mridula Gupta, D. S. Rawal and Manoj Saxena. <a href="#">Implications of Field Plate HEMT towards Power Performance at Microwave X - Band</a></p>	<p style="text-align: center;"><b>Paper Presentation Session IV (Analog/Mixed Signal -II) (4R+1S)</b> <b>Session Chair: Prof. N. Bagga; IIITDM, Jabalpur</b></p> <p>IV-R1 (5687): Neha Bajpai and Yogesh Singh Chauhan. <a href="#">A GaN Only Reverse Recovery Time Limiter Circuit Integrated with A Low Noise Amplifier</a></p> <p>IV-R2 (575): Ashutosh Pathy and Zia Abbas. <a href="#">36nW, 16ppm/°C, Process Invariant Sub-Bandgap Voltage Reference without Amplifier</a></p> <p>IV-R3 (4439): Mohd Asim Saeed, Deep Sehgal and Surinder Singh. <a href="#">Four Differential Channels, Programmable Gain, Programmable Data Rate Delta Sigma ADC</a></p> <p>IV-R4 (9603): Kavitha S, Santosh Kumar Vishvakarma and Bhupendra Singh Reniwal. <a href="#">An Approach towards Analog In-Memory Computing for Energy-Efficient Adder in SRAM Array</a></p> <p>IV-S5 (1532): Puneet Singh, Saroj Mondal and Krishnan Rengarajan. <a href="#">Low Power, Wideband SiGe HBT LNA Covering 57-64 GHz Band</a></p>
14:00-15:00	<b>Lunch Break</b>	
15:00-15:45	<p><b>Keynote Talk – II</b> <b>Title:</b> Compact Modeling of FinFET and Nanosheet Transistors for 5nm Node and beyond</p> <p><b>Speaker:</b> Prof. Yogesh Singh Chauhan; IIT Kanpur, India <b>Session Chair:</b> Prof J. N. Tudu, IIT Tirupati</p>	
16:00-17:00	<p style="text-align: center;"><b>Paper Presentation Session V Devices -II (3R)</b> <b>Session Chair: Prof D. Joshi SVNIT, Surat</b></p> <p>V-R1 (4837): Mahesh Vaidya, Alok Naugarhiya, Shirsh Verma and Guru Prasad Mishra. <a href="#">Low Loss Enabled Semi-Superjunction 4H-SiC IGBT for High Voltage and Current Application</a></p> <p>V-R2 (9543): Arvind Bisht, Yogendra Pratap Pundir and Pankaj Kumar Pal. <a href="#">Electro-Thermal Analysis of Vertically</a></p>	<p style="text-align: center;"><b>Paper Presentation Session VI (Digital -I) (3R+1 S)</b> <b>Session Chair: Dr. Shailesh S. Chauhan, LTU Sweden</b></p> <p>VI-R1 (4792): Prateek Sinha, Aniket Sharma, Nilay Naharas, Syed Farah Naz and Ambika Prasad Shah. <a href="#">QCA Technology based 8-bit TRNG Design for Cryptography Applications</a></p> <p>VI-R2 (1095): Jitesh Choudhary, Vishesh Bindal and Soumya J. <a href="#">MANA: Multi-Application Mapping onto Mesh Network-on-Chip using ANN</a></p>

	<p><a href="#">Stacked Gate All Around Nano-sheet Transistor</a></p> <p>V-S1(8132) : Neelkamal Jhajharia, Sonal Yadav and Hemangee Kapoor. <a href="#">i-MAX: Just-In-Time Wakeup of Maximally Gated Router for Power Efficient Multiple NoC</a></p> <p>V-S5 (2584): Kingsuk Bag, Kavindra Kandpal, Kislay Deep, Sharad Verma, Manish Goswami and Shashi Prabha Yadav. <a href="#">Design Of A Low-Voltage Charge-Sensitive Pre-amplifier Interfaced With Piezoelectric Tactile Sensor For Tumor Detection</a></p>	<p>VI-R3 (1183): Priyank Kumar Prajapati and Anand Darji. <a href="#">Hardware design of two stage reference free adaptive filter for ECG denoising</a></p> <p>VI-S4 (7306): Anishetti Venkatesh, Chandan Kumar Jha, Vinod G U, Masahiro Fujita and Virendra Singh. <a href="#">Scalable Construction of Formal Error Guaranteed LUT-based Approximate Multipliers with Analytical Worst Case Error Bound</a></p>
<b>15:45-16:00</b>	<b>Tea Break</b>	
17:00-17:30	<b>Open House on Curriculum for B.Tech in VLSI</b> <b>Moderator:</b> Satya Gupta, CEO, EPIC Foundation and President, VLSI Society of India	
17:30-18:30	<b>Design Contest/SRF-I</b> <b>(4 DC + 4 SRF)</b> <b>Session Chair:</b> Prof Mahesh Kumawat, Bennett University	<b>SRF-II</b> <b>(8 SRF)</b> <b>Session Chair:</b> Prof. Vaibhav Neema, IET-DAVV, Indore
<b>18:30-19:30</b>	<b>Travel to Banquet Hall from IIT Jammu</b>	
19:30-22:00	<b>Banquet Talk</b> <b>Speaker:</b> Chitra Hariharan, Engineering Strategy Head, HPG, Intel Corporation)  <b>Banquet Dinner Venue:</b> Hotel Zone by the Park Jammu	

Time	Day 3: July 19, 2022 (Tuesday)	
09:00-9:45	<p align="center"><b>Keynote Talk – III</b></p> <p align="center"><b>Title:</b> Side Channel Attacks on Block Ciphers and Countermeasures</p> <p align="center"><b>Speaker:</b> Prof Sri Parameswaran; University of New South Wales, Australia</p> <p align="center"><b>Session Chair:</b> Prof Anand Darji, SVNIT, Surat</p>	
9:45 – 11:15	<p align="center"><b>Paper Presentation Session VII (Sensors -I) (4R+1 S)</b> <b>Session Chair:</b> Prof A. Beohar, VIT Bhopal</p> <p>VII-R1 (1160): Sukanya Ghosh and Lintu Rajan. <a href="#">Enhanced Performance Enabled Room Temperature Hydrogen Sensor Based on Pd-Ti/ZnO Schottky TFT</a></p> <p>VII-R2 (6636): Medha Joshi, Upendra Kumar Verma and Brijesh Kumar. <a href="#">Role of solvents on the performance of bulk heterojunction (BHJ) organic solar cells</a></p> <p>VII-R3 (5128): Anuj Srivastava, Nishant Kumar, Nihar Ranjan Mohapatra and Hari Shankar Gupta. <a href="#">High Resolution Temperature Sensor Signal Processing ASIC for Cryo-Cooler Electronics</a></p> <p>VII-R4 (4547): Rahul Sharma and Harshal Nemade. <a href="#">Fabrication, Optimization and Testing of Photoconductively Tuned SAW Device using CBD Method</a></p>	<p align="center"><b>Paper Presentation Session VIII (System Design-I) (1R+4 S)</b> <b>Session Chair:</b> Prof B. P. Das IIT Roorkee</p> <p>VIII-R1 (2451): Ramesh Kumar, Dr. Chiragkumar Patel, Ajay Kumar Singh, Vinay Kumar S, Himanshu N Patel and B Saravana Kumar. <a href="#">Development of Distributed Controller for Electronic Beam Steering using Indigenous Rad-Hard ASIC</a></p> <p>VIII-S2 (9745): Gaurav Kumar, Anuj Anuj, Satyadev Ahlawat and Yamuna Prasad. <a href="#">Low Cost Implementation of Deep Neural Network On Hardware</a></p> <p>VIII-S3 (4995): Chiragkumar B. Patel, Ganesh N. Muly, Pooja Dhankher and Himanshu N. Patel. <a href="#">Tile Serial Protocol (TSP) ASIC for Distributed Controllers of Space-borne Radar</a></p> <p>VIII-S4 (6560): Jinay Dagli, Neel Shah, Mallikarjun Pidagannavar, Kailash Prasad and Joycee Mekie. <a href="#">Impact of Operand Ordering in Approximate Multiplication in Neural Network and Image Processing Applications</a></p> <p>VIII-S5 (7273): Aravindhan Alagarsamy, Sundarakannan Mahilmaran and Lakshminarayanan Gopalakrishnan. <a href="#">SMA: An effective partitioning with an amicable mapping approach for Networks-On-Chip</a></p>
11:15 -11:30	Tea Break	
11:30-13:00	<p align="center"><b>Paper Presentation Session IX (Memories-I) (4R+ 1S)</b> <b>Session Chair:</b> Prof Kavindra Kandpal, IIIT Allahabad</p> <p>IX-R1 (3290): Shubham Singhania, Neelam Sharma, Varun Venkitaraman and Chandan Kumar Jha. <a href="#">CAR: Community Aware Graph Reordering for Efficient Cache Utilization in Graph Analytics</a></p>	<p align="center"><b>Paper Presentation Session X (Digital -II) (3R +1 S)</b> <b>Session Chair:</b> Prof Pooran Singh, Mahindra University</p> <p>X-R1 (9132): Pooja Choudhary, Lava Bhargava, Masahiro Fujita and Virendra Singh. <a href="#">Synthesis of LUT based Approximating Adder Circuits with Formal Error Guarantees</a></p>

	<p>IX-R2 (7124): Wasi Uddin, Ankit Bende, Avinash Singh, Tarun Malviya, Rohit Ranjan, Kumar Priyadarshi and Udayan Ganguly. <a href="#">Indigenous Fab-Lab Hybrid Device Integration for Phase Change Memory for In-Memory Computing</a></p> <p>IX-R3 (8054): Ashwin Lele, Srivatsava Jandhyala, Saurabh Gangurde, Virendra Singh, Sreenivas Subramoney and Udayan Ganguly. <a href="#">Disrupting Low-write-energy vs. Fast-read Dilemma in RRAM to Enable L1 Instruction Cache</a></p> <p>IX-R4 (7758): Pramod Kumar Bharti and Joycee Mekie. <a href="#">RTQCC-14T: Radiation Tolerant Quadruple Cross Coupled Robust SRAM Design for Radiation Prone Environments</a></p> <p>IX-S5 (7315): Shalu Saini, Anil Lodhi, Anurag Dwivedi, Arpit Khandelwal and Shree Prakash Tiwari. <a href="#">Resistive switching behavior of TiO<sub>2</sub>/(PVP:MOS<sub>2</sub>) nanocomposite bilayer hybrid RRAM</a></p>	<p>X-R2 (9024): Srikanth Panasa and Srinivasu Bodapati. <a href="#">High Performance Ternary Full Adder in CNFET-Memristor Technology</a></p> <p>X-R3 (7073): Mohamed Asan Basiri M and Hariveer Inumarty. <a href="#">Low Cost Hardware Design of ECC Scalar Multiplication</a></p> <p>X-R4 (6797): Subrata Das, Debesh Kumar Das and Soumya Pandit. <a href="#">Reliability Aware Global Routing of Graphene Nanoribbon Based Interconnect</a></p> <p>X-R5 (5234): Shivangi Chandrakar, Deepika Gupta and Manoj Kumar Majumder. <a href="#">Signal Integrity and Power Loss Analysis for different Bump Structures in Cylindrical TSV</a></p>
<b>13:00-14:00</b>	<b>Lunch Break</b>	
14.00-14:45	<p><b>Keynote Talk – IV</b></p> <p><b>Title:</b> The semiconductor crystal revolution that transformed the world</p> <p><b>Prof P. Chakrabarti:</b> Director, Indian Institute of Engineering Science and Technology, Shibpur, India</p> <p><b>Session Chair:</b> Prof S. K. Vishvakarma, IIT Indore</p>	
14:45-15:15	<b>Shri H. S. Jatana:</b> <a href="#">Silicon Chip Manufacturing in India: Issues and Challenges</a>	
15:15-16:15	<p><b>Poster Presentation and Networking</b></p> <p><b>P:</b> 9382, 5462,1161,4645, 6699, 0474, 2030, 6928, 7819, 2815, 1363</p> <p><b>Session Chair:</b> Prof. Usha Mehta and Mr. Bhupendra Vishwakarma</p>	
<b>16:15- 16:30</b>	<b>Tea Break</b>	
16:30-17:30	<p><b>Panel Discussion on</b></p> <p>“Chips to Start-up for Sustainable Development: A Joint Ecosystem of Academia and Industry in India”</p> <p><b>Moderator:</b> Prof. S. K. Vishvakarma, IIT Indore</p>	
<b>17:30-18:00</b>	<b>Valedictory Function: Award and Certificate Ceremony</b>	

**R: Regular Paper:** 15 Min for presentation + 2 Min Q&A = 17 Min  
**S: Short Paper:** 10 Min for Presentation + 2 Min Q&A = 12 Min  
**P: Poster:** 4 Min Presentation + 1 Min Q&A = 5 Min